


Sistemas Digitais I

LESI - 2º ano

Lesson 5 - VHDL

Prof. João Miguel Fernandes
(miguel@di.uminho.pt)

Dept. Informática



5. VHDL

- Introduction -

- VHDL was developed, in the mid-1980s, by DoD and IEEE.
- VHDL stands for VHSIC Hardware Description Language; VHSIC stands for Very High Speed Integrated Circuit.
- VHDL has the following features:
 - Designs may be decomposed hierarchically.
 - Each design element has both an interface and a behavioural specification.
 - Behavioural specifications can use either an algorithm or a structure to define the element's operation.
 - Concurrency, timing, and clocking can all be modelled.
 - The logical operation and timing behaviour of a design can be simulated.

5. VHDL

- Design flow -


- VHDL started out as a documentation and modelling language, allowing the behaviour of designs to be specified and simulated.
- Synthesis tools are also commercially available. A synthesis tool can create logic-circuit structures directly from VHDL specifications.



5. VHDL

- Entities and Architectures (1) -


- VHDL was designed with the principles of structured programming.
- Pascal and Ada influenced the design of VHDL.
- An interface defines the boundaries of a hardware module, while hiding its internal details.
- A VHDL entity is a declaration of a module's inputs and outputs.
- A VHDL architecture is a detailed description of the module's internal structure or behaviour.



5. VHDL

- Entities and Architectures (2) -

- An architecture may use other entities.
- A high-level architecture may use a lower-level entity multiple times.
- Multiple top-level architectures may use the same lower-level entity.
- This forms the basis for hierarchical system design.




5. VHDL

- Entities and Architectures (3) -

- In the text file of a VHDL program, the entity declaration and the architecture definition are separated.

```
entity Exhibit is
  port (IN: in BIT;
        Z: out BIT);
end Exhibit;

architecture Exhibit_arch of Exhibit is
begin
  Z <= '1' when Z='1' and IN='0' else '0';
end Exhibit_arch;
```



- The language is not case sensitive.
- Comments begin with 2 hyphens (--) and finish at the end of the line.
- VHDL defines many reserved words (port, is, in, out, begin, end, entity, architecture, if, case, ...).

5. VHDL

- Entity declaration syntax -

- Syntax of an entity declaration:

```
entity entity_name is
  port (signal-names : mode signal-type;
        signal-names : mode signal-type;
        ...
        signal-names : mode signal-type);
end entity_name;
```

- mode specifies the signal direction:
 - in: **input to the entity**
 - out: **output of the entity**
 - buffer: **output of the entity (value can be read inside the architecture)**
 - inout: **input and output of the entity.**
- signal-type is a built-in or user-defined signal type.

5. VHDL

- Architecture definition syntax -

- Syntax of an architecture definition:

```
architecture architecture_name of entity_name is
  type declarations;
  signal declarations;
  constant declarations;
  function definitions;
  procedure definitions;
  component declarations;
  begin
    component-instantiation;
    ...
  component-instantiation;
end architecture_name;
```

- The declarations can appear in any order.
- In signal declarations, internal signals to the architecture are defined:


```
signal signal-names : signal-type;
```

5. VHDL

- Types (1) -

- All signals, variables, and constants must have an associated type.
- A type specifies the set of valid values for the object and also the operators that can be applied to it ⇒ ADT.
- VHDL is a strongly typed language.
- VHDL has the following pre-defined types:

BIT	CHARACTER	std_logic_level
std_logic	std_logic	std_logic
std_logic127	std_logic127	std_logic127

- integer includes the range -2 147 483 647 through +2 147 483 647.
- boolean has two values, true and false.
- character includes the characters in the ISO 8-bit character set.

5. VHDL

- Types (2) -

- Built-in operators for integer and boolean types.

Integer Operators	Boolean Operators
+	and AND
-	or OR
*	nand NAND
/	nor NOR
mod	exclusive OR
rem	Exclusive NOR
abs	not complementation
**	exponentiation

5. VHDL

- Types (3) -

- User-defined types are common in VHDL programs.
- Enumerated types are defined by listing the allowed values.

```
type traffic_light is (reset, stop, start, go);
subtype bitnum is integer range 31 downto 0;
constant BUS_SIZE: integer := 32;

type STD_LOGIC is (
  'U', -- Uninitialized
  '0', -- Floating Unknown
  '1', -- Floating 0
  'Z', -- Floating 1
  'L', -- High Impedance
  'H', -- Weak Unknown
  '0L', -- Weak 0
  '1L', -- Weak 1
  'X', -- Don't care
);
subtype STD_LOGIC is resolved STD_LOGIC;
```

- type traffic_light is (reset, stop, start, go);
- subtype bitnum is integer range 31 downto 0;
- constant BUS_SIZE: integer := 32;

5. VHDL

- Types (4) -

- Array types are also user-defined.

```
type type_name is array (start to end) of element_type;
type type_name is array (start downto end) of element_type;
type type_name is array (range_type) of element_type;
type type_name is array (range_type range start downto end) of element_type;

type month_day is array (1 to 31) of integer;
type byte is array (7 downto 0) of std_logic;
constant WORD_LEN: integer := 32;
type word is array (WORD_LEN-1 downto 0) of bit_vector;
constant MEM_RESET: integer := 0;
type reg_file is array (1 to MEM_RESET) of word;
type statecount is array (traffic_light_state) of integer;
```

5. VHDL

- Types (5) -

- Array literals can be specified by listing the values in parentheses:
`xyz := ('1','1','0','1','1','0','0','1');`
`abc := (0=>'0', 3=>'0', 9=>'0', others=>'1');`
- Strings can be used for STD_LOGIC arrays:
`xyz := "11011001";`
`abc := "011011110111111";`
- Array slices can be specified:
`xyz(2 to 4)` `abc(9 downto 0)`
- Arrays and array elements can be combined with the concatenation operator (&):
`'0'&'1'&"1Z"` is equivalent to `"011Z"`.
`B(6 downto 0)&B(7)` represents a 1-bit left rotate of the B array.

5. VHDL

- Functions and Procedures (1) -

- A **function** accepts a set of arguments and returns a result.
- The arguments and the result must have a type.
- Syntax of a function definition.

```
function function_name : signal_type;
  signal_name : signal_type;
  ...
  signal_name : signal_type;
) constant_declaration
  type_declaration
  constant_declaration
  variable_declaration
  function_definition
  procedure_definition
begin
  sequential_statement
  ...
end function_name;
```

```
architecture Inhibit_16bit of Inhibit_16 is
  function BITNOT (A, B: bit) return bit is
  begin
    if B = '0' then return A;
    else return 'B';
    end if;
  end BITNOT;
begin
  Z <= BITNOT(S, D);
end Inhibit_16bit;
```

5. VHDL

- Functions and Procedures (2) -

- It is often necessary to convert a signal from one type to another.
- Assume that the following **unconstrained array type** is defined:
`type STD_LOGIC_VECTOR is array (natural range <>) of STD_LOGIC;`
- Conversion from `STD_LOGIC_VECTOR` into `INTEGER`.

```
function CONV_INTEGER (S: STD_LOGIC_VECTOR) return INTEGER is
  variable RESULT: INTEGER;
begin
  RESULT := 0;
  for I in S'range loop
    RESULT := RESULT * 2;
    case S(I) is
      when '1' | "1" => null;
      when '0' | "0" => RESULT := RESULT + 1;
      when OTHER => null;
    end case;
  end loop;
  return RESULT;
end CONV_INTEGER;
```

5. VHDL

- Functions and Procedures (3) -

- A **procedure** is similar to a function, but it does not return a result.
- Whereas a function call can be used in the place of an expression, a procedure call can be used in the place of a statement.
- Procedures allow their arguments to be specified with mode `out` or `inout`, so it is possible for a procedure to "return" a result.

5. VHDL

- Libraries and Packages (1) -

- A **library** is a place where the VHDL compiler stores information about a particular design project.
- For any design, the compiler creates and uses the `work` library.
- A design may have multiple files, each containing different units.
- When a file is compiled, the results are placed in the `work` library.
- Not all information needed in a design must be in the `work` library. A designer may rely on common definitions or functions across a family of different projects.
- A project can refer libraries containing shared definitions:
`library ieee;`

5. VHDL

- Libraries and Packages (2) -

- Specifying a library gives access to any previously analysed entities and architectures, but does not give access to types and the like.
- A **package** is a file with definitions of objects (signals, types, constants, functions, procedures, component declarations) to be used by other programs.
- A design can use a package:
`use ieee.std_logic_1164.all;`
- Within the `ieee` library, the definitions are on file `std_logic_1164`.

```
package package_name is
  type declaration
  constant declaration
  component declaration
  function declaration
  procedure declaration
end package_name;
package body package_name is
  type declaration
  constant declaration
  function definition
  procedure definition
end package_name;
```

5. VHDL

- Structural Design (1) -

- The body of an architecture is a series of concurrent statements.
- Each concurrent statement executes simultaneously with the other concurrent statements in the same architecture body.
- Concurrent statements are necessary to simulate the behaviour of hardware.
- The most basic concurrent statement is the component statement.

```
label: component_name port map (signal1, signal2, ..., signalN);
label: component_name port map (port1=signal1, port2=signal2, ..., portN=signalN);
```

- component-name is the name of a previously defined entity.
- One instance of the entity is created for each component statement.

5. VHDL

- Structural Design (2) -

- Before being instantiated, a component must be declared in the component declaration in the architecture's definition.
- A component declaration is essentially the same as the port declaration part of an entity declaration.

```
component component_name
port (signal_name : mode signal_type;
     signal_name : mode signal_type;
     ...
     signal_name : mode signal_type);
end component;
```

- The components used in an architecture may be those previously defined as part of a design, or they may be part of a library.

5. VHDL

- Structural Design (3) -

```
library IEEE;
use IEEE.std_logic_1164.all;
entity pulse is
port ( N : in STD_LOGIC_VECTOR (3 downto 0)); out : out STD_LOGIC );
end pulse;
architecture pulse_arch of pulse is
signal N2_0, N2_1, N2_2, N2_3 : STD_LOGIC;
signal N2_0_M, N2_1_M, N2_2_M, N2_3_M : STD_LOGIC;
component INV port (I : in STD_LOGIC; O : out STD_LOGIC); end component;
component AND2 port (I0, I1, O : in STD_LOGIC; O : out STD_LOGIC); end component;
component OR4 port (I0, I1, I2, I3 : in STD_LOGIC; O : out STD_LOGIC); end component;
begin
U1: INV port map (N(0), N2_0);
U2: INV port map (N(1), N2_1);
U3: INV port map (N(2), N2_2);
U4: AND2 port map (N2_0, N2_1, N2_0_M);
U5: AND2 port map (N2_1, N2_2, N2_1_M);
U6: AND2 port map (N2_2, N2_3, N2_2_M);
U7: AND2 port map (N2_3, N2_0, N2_3_M);
U8: OR4 port map (N2_0_M, N2_1_M, N2_2_M, N2_3_M, O);
end pulse_arch;
```

5. VHDL

- Structural Design (4) -

- An architecture that uses components is a structural description, since it describes the structure of signals and entities that realise the entity.
- The generate statement allows repetitive structures to be created.

```
label: for b in range generate
component_name
end generate;
```

```
library IEEE;
use IEEE.std_logic_1164.all;
entity and3 is
port ( A : in STD_LOGIC_VECTOR (3 to 0);
      Y : out STD_LOGIC_VECTOR (1 to 0) );
end and3;
architecture and3_arch of and3 is
component INV port (I : in STD_LOGIC; O : out STD_LOGIC); end component;
begin
g1: for b in 1 to 3 generate
U1: INV port map (A(b), Y(b));
end generate;
end and3_arch;
```

5. VHDL

- Structural Design (5) -

- Generic constants can be defined in an entity declaration.

```
entity entity_name is
generic (constant_name : constant_type;
        constant_name : constant_type;
        ...
        constant_name : constant_type);
port (signal_name : mode signal_type;
      signal_name : mode signal_type;
      ...
      signal_name : mode signal_type);
end entity_name;
```

- Each constant can be used within the respective architecture and the value is deferred until the entity is instantiated in another architecture, using a component statement.
- Within the component statement, values are assigned to the generic constants using a generic map clause.

5. VHDL

- Structural Design (6) -

```
library IEEE;
use IEEE.std_logic_1164.all;
entity bus2n is
generic (WIDTH : positive);
port ( I : in STD_LOGIC_VECTOR (WIDTH-1 downto 0);
      Y : out STD_LOGIC_VECTOR (WIDTH-1 downto 0) );
end bus2n;
architecture bus2n_arch of bus2n is
component INV port (I : in STD_LOGIC; O : out STD_LOGIC); end component;
begin
g1: for b in 0 to WIDTH-1 generate
U1: INV port map (I(b), Y(b));
end generate;
end bus2n_arch;
```

5. VHDL

- Structural Design (7) -

```

library IEEE;
use IEEE.std_logic_1164.all;

entity businv_example is
    port ( I00: in STD_LOGIC_VECTOR (7 downto 0);
          O00: out STD_LOGIC_VECTOR (7 downto 0);
          I01: in STD_LOGIC_VECTOR (15 downto 0);
          O01: out STD_LOGIC_VECTOR (15 downto 0);
          I02: in STD_LOGIC_VECTOR (21 downto 0);
          O02: out STD_LOGIC_VECTOR (21 downto 0) );
end businv_example;

architecture businv_arch of businv_example is
    component businv
        generic (WIDTH: positive);
        port ( I: in STD_LOGIC_VECTOR (WIDTH-1 downto 0);
              O: out STD_LOGIC_VECTOR (WIDTH-1 downto 0) );
    end component;

begin
    U0: businv generic map (WIDTH=>8) port map (I00, O00);
    U1: businv generic map (WIDTH=>16) port map (I01, O01);
    U2: businv generic map (WIDTH=>24) port map (I02, O02);
end businv_arch;
    
```

5. VHDL

- Dataflow Design (1) -

- Other concurrent statements allow circuits to be described in terms of the flow of data and operations on it within the circuit.
- This gives origin to the dataflow description style.
- Syntax of concurrent signal assignments statements.

```

signal_name <= expression;
signal_name <= expression when boolean-expression else
expression when boolean-expression else
...
signal_name <= expression when boolean-expression else
expression;
    
```

5. VHDL

- Dataflow Design (2) -

```

architecture prime2_arch of prime is
    signal N1_M0, N1_M1, N2_M0, N2_M1: STD_LOGIC;
begin
    N1_M0 <= not N1;          and N1;
    N1_M1_M0 <= not N1; and not N1; and N1;
    N1_M1_M1 <= not N1; and not N1; and N1; and N1;
    N2_M0 <= N1; and not N1; and N1;
    N2_M1 <= N1; and not N1; and N1;
end prime2_arch;

architecture prime3_arch of prime is
    signal N1_M0, N1_M1, N2_M0, N2_M1, N3_M0, N3_M1: STD_LOGIC;
begin
    N1_M0 <= '1' when N1='0' and N1='1' else '0';
    N1_M1_M0 <= '1' when N1='0' and N1='0' and N1='1' else '0';
    N1_M1_M1 <= '1' when N1='0' and N1='1' and N1='1' else '0';
    N2_M0 <= '1' when N1='1' and N1='0' and N1='1' else '0';
    N2_M1 <= '1' when N1='1' and N1='1' and N1='1' else '0';
    N3_M0 <= N1_M0; and N1_M1; and N1_M1;
    N3_M1 <= N1_M0; and N1_M1; and N1_M1;
end prime3_arch;
    
```

5. VHDL

- Dataflow Design (3) -

- Another concurrent statement is the selected signal assignment, which is similar to a typical CASE constructor.
- Syntax of selected signal assignments.

```

with expression select
signal_name <= signal_name when choice1,
signal_name when choice2,
...
signal_name when choiceN;
    
```

```

architecture prime4_arch of prime is
begin
    with N select
        P <= '1' when '0001',
            '1' when '0011',
            '1' when '0011' | '1101' | '1111',
            '1' when '1011' | '1101',
            '0' when others;
end prime4_arch;

architecture prime5_arch of prime is
begin
    with ONE_INTEGER select
        P <= '1' when 1 | 2 | 3 | 5 | 7 | 11 | 13,
            '0' when others;
end prime5_arch;
    
```

5. VHDL

- Behavioural Design (1) -

- The main behavioural construct is the process which is a collection of sequential statements that executes in parallel with other concurrent statements and processes.
- A process simulates in zero time.
- A VHDL process is a concurrent statement, with the syntax:

```

process (signal_name, signal_name, ..., signal_name)
    type declaration;
    variable declaration;
    constant declaration;
    function definition;
    procedure definition;
    begin
        sequential-statements;
        ...
        sequential-statements;
    end process;
    
```

5. VHDL

- Behavioural Design (2) -

- A process can not declare signals, only variables, which are used to keep track of the process state.
- The syntax for defining a variable is:
variable variable-names : variable-type;
- A VHDL process is either running or suspended.
- The list of signals in the process definition (sensitivity list) determines when the process runs.
- A process is initially suspended. When a sensitivity list's signal changes value, the process resumes, starting at the 1st statement until the end.
- If any signal in the sensitivity list change value as a result of running the process, it runs again.

5. VHDL

- Behavioural Design (3) -

- This continues until the process runs without any of these signals changing value.
- In simulation, this happens in zero simulation time.
- Upon resumption, a properly written process will suspend after a couple of runs.
- It is possible to write an incorrect process that never suspends.
- Consider a process with just one sequential statement "X <= not X;" and a sensitivity list of "(X)".
- Since X changes on every pass, the process will run forever in zero simulated time.
- In practice, simulators can detect such behaviour, to end the simulation.

5. VHDL

- Behavioural Design (4) -

- The sequential signal assignment statement has the same syntax as the concurrent version (but it occurs within the body of a process):
`signal-name <= expression;`
- The variable assignment statement has the following syntax:
`variable-name := expression;`

```
architecture prime8_arch of prime8 is
begin
  process(N)
    variable N1_N2, N2_N3_N1, N3_N1_N2, N3_N2_N1;
  begin
    N1_N2 := not N1;
    N2_N3_N1 := not N2; and not N3; and N1;
    N3_N1_N2 := not N3; and N1; and N2;
    N3_N2_N1 := N1; and not N2; and N3;
    F := N1_N2 or N2_N3_N1 or N3_N1_N2 or N3_N2_N1;
  end process;
end prime8_arch;
```

5. VHDL

- Behavioural Design (5) -

- Other sequential statements include popular constructs, such as if, case, loop, for, and while.

<pre>if Boolean-expression then sequential-statement end if; if Boolean-expression then sequential-statement else sequential-statement end if; if Boolean-expression then sequential-statement else if Boolean-expression then sequential-statement else if Boolean-expression then sequential-statement end if; if Boolean-expression then sequential-statement else if Boolean-expression then sequential-statement ... else if Boolean-expression then sequential-statement else sequential-statement end if;</pre>	<pre>case-expression is when choice => sequential-statement; ... and case;</pre>	<pre>loop sequential-statement; ... sequential-statement end loop; for counter in range Loop sequential-statement; end loop;</pre>
	<pre>while Boolean-expression Loop sequential-statement; ... sequential-statement end loop;</pre>	

5. VHDL

- Behavioural Design (6) -

<pre>architecture prime7_arch of prime7 is begin process(N) variable N1: integer; begin N1 := CONV_INTEGER(N); if N1 = 0 or N1 = 2 then P <= '1'; else if N1 = 3 or N1 = 5 or N1 = 7 or N1 = 11 then N1 = 3 then P <= '1'; N1 = 5 then P <= '1'; N1 = 7 then P <= '1'; N1 = 11 then P <= '1'; end if; else P <= '0'; end process; end prime7_arch;</pre>	<pre>architecture prime9_arch of prime9 is begin process(N) case CONV_INTEGER(N) is when 1 to 8 then P <= '1'; when 9 to 16 then P <= '1'; when 17 to 24 then P <= '1'; when others then P <= '0'; end case; end process; end prime9_arch;</pre>
--	--

5. VHDL

- Behavioural Design (7) -

```
architecture prime9_arch of prime9 is
begin
  process(N)
    variable N1: integer;
    variable prime: boolean;
  begin
    N1 := CONV_INTEGER(N);
    prime := true;
    if N1 = 0 or N1 = 2 then null; -- boundary case
    else for L in 2 to 253 loop
      if N1 mod L = 0 then
        prime := false; exit;
      end if;
    end loop;
    if prime then P <= '1'; else P <= '0'; end if;
  end process;
end prime9_arch;
```

5. VHDL

- Time Dimension (1) -

- None of the previous examples deal with the time dimension of circuit operation: everything happens in zero simulated time.
- VHDL has excellent facilities for modelling the time.
- VHDL allows a time delay to be specified by using the keyword `after` in any signal-assignment statement.
- `Z <= '1' after 4ns when X='1' else '0' after 3ns;`
- This models a gate that has 4ns of delay on a 0-to-1 output transition and only 3ns on a 1-to-0 transition.
- With these values, a VHDL simulator can predict the approximate timing behaviour of a circuit.

5. VHDL

- Time Dimension (2) -

- Another way to invoke the time dimension is with `wait`.
- This sequential statement can be used to suspend a process for a specified time period.
- A `wait` statement can be used to create simulated input waveforms to test the operation of a circuit.

```
entity testwait is
  port (
    clk : in std_logic;
    data : in std_logic;
    out : out std_logic;
  );
end entity testwait;

architecture testwait_arch of testwait is
  signal s : std_logic;
begin
  p1: process
  begin
    wait for 10 ns;
    s <= data;
    wait for 10 ns;
    out <= s;
  end process p1;
end architecture testwait_arch;
```

5. VHDL

- Simulation (1) -

- Once we have a VHDL program whose syntax and semantics are correct, a simulator can be used to observe its operation.
- Simulator operation begins at simulation time of zero.
- At this time, the simulator initialises all signals to a default value.
- It also initialises any signals and variables for which initial values have been explicitly declared.
- Next, the simulator begins the execution of all processes (and concurrent statements) in the design.
- The simulator uses a time-based event list and a signal-sensitivity matrix to simulate the execution of all the processes.

5. VHDL

- Simulation (2) -

- At simulation time zero, all processes are scheduled for execution.
- One of them is selected and all of its sequential statements are executed, including any looping behaviour that is specified.
- When the execution of this process is completed, another one is selected, and so on, until all processes have been executed.
- This completes one simulation cycle.
- During its execution, a process may assign new values to signals.
- The new values are not assigned immediately. They are placed on the event list and scheduled to become effective at a certain time.

5. VHDL

- Simulation (3) -

- If the assignment has an explicit simulation time (`after` clause), then it is scheduled on the event list to occur at that time.
- Otherwise, it is supposed to occur "immediately".
- It is actually scheduled to occur at the current simulation time plus one delta delay.
- The delta delay is an infinitesimally short time, such that the current simulation time plus any number of delta delays still equals the current simulation time.
- The delta delay concept allows processes to execute multiple times (if necessary) in zero simulated time.
- After a simulation cycle completes, the event list is scanned for the signals that change at the next earliest time on the list.

5. VHDL

- Simulation (4) -

- This may be as little as one delta delay, or it may be a real delay, in which case the simulation time is advanced.
- In any case, the scheduled signal changes are made.
- Some processes may be sensitive to the changing signals.
- All the processes that are sensitive to a signal that just changed are scheduled for execution in the next simulation cycle (begins now).
- The simulator's operation goes on indefinitely until the list is empty.
- The event list mechanism makes it possible to simulate the operation of concurrent processes in a uni-processor system.
- The delta delay mechanism ensures correct operation even though a set of processes may require multiple executions.