

A New Processor for Power Efficient Computing

A New Processor for Power Efficient Computing

Dynamic Translation

•Translate code sequences as needed at run-time, but cache results.

•Can optimize code sequences based on dynamic information (e.g., branch targets encountered). •Tradeoff between optimizer run-time and time saved by optimizations in translated code

•Technique used in Java JIT compilers

Also, Transmeta Crusoe for x86
emulation

ICCA '04 5" Internal Conference Computer Architecture

12

10.

A New Processor for Power Efficient Computing

Transmeta Crusoe

•Converts x86 ISA into internal native VLIW format using software at run-time ->Code Morphing"

•Translations cached to avoid translator overhead on repeated execution

•Completely invisible to operating system – looks like x86 hardware processor

~

<u>.</u>

ICCA '04 5" Internal Conference Computer Architecture

A New Processor for Power Efficient Computing

Transmeta Translation

x86 code: addl %eax, (%esp) # load data from stack, add to eax addl %ebx, (%esp) # load data from stack, add to ebx movl %esi, (%ebp) # load esi from memory subl %ecx, 5 # sub 5 from ecx ICCA '04 5" Internal Conference Computer Architecture

A New Processor for Power Efficient Computing

first step, translate into RISC ops:

Id %r30, [%esp] # load from stack into temp add.c %eax, %eax, %r30 # add to %eax, set cond.codes

Id %r31, [%esp] add.c %ebx, %ebx, %r31 Id %esi, [%ebp] sub.c %ecx, %ecx, 5 A New Processor for Power Efficient Computing

Compiler Optimizations

Optimize:

Id %r30, [%esp] # load from stack only once add %eax, %eax, %r30 add %ebx, %ebx, %r30 # reuse data loaded earlier Id %esi, [%ebp]

sub.c %ecx, %ecx, 5

only this cond. code needed

ICCA '04 5" Internal Conference Computer Architecture

12

10.

A New Processor for Power Efficient Computing

Scheduling

Schedule into VLIW code: Id %r30, [%esp]; sub.c %ecx, %ecx, 5 Id %esi, [%ebp]; add %eax, %eax, %r30; add %ebx, %ebx,%r30

0.

ICCA '04 5" Internal Conference Computer Architecture

A New Processor for Power Efficient Computing

More Work Per GHz plus More GHz



ICCA '04 5" Internal Conference Computer Architecture

A New Processor for Power Efficient Computing

A New Processor for Power Efficient Computing



10.

0.

10

A New Processor for Power Efficient Computing



A New Processor for Power Efficient Computing



DDR-400 Memory **AGP-4X Graphics** High Performance 64-bit DDR Supports 1X, 2X or 4X rates Up to 200MHz/400 Megatransfers/sec AGP 2.0 compliant Supports up to 4GB of memory Full GART support Optional ECC Support AGP DDR Graphics efficeon LPC LPC Low Pin Count Bus (Rev 1.0) HyperTransport IO FLASH HT Used for BIOS/CMS FLASH Point to Point LVDS Interface 8-bit path each direction 200 or 400 MHz Speeds PCI HT 802.11 1.6 Gigabytes/s aggregate Southbridge 12 times the bandwidth of PCI

Support for High Performance Graphics, Memory, and Communications

A New Processor for Power Efficient Computing



Code Morphing[™]Software

LongRun[™] Power Management

VLIW Core

Trades Transistors for Software

A New Processor for Power Efficient Computing

TDP = maximum Thermal Design Power

- + For many form factors, TDP often limits the maximum MHz
- 7 Watts TDP tends to be about the upper limit for fanless notebook systems

What MHz can you achieve within a 7 Watt TDP?

- · Different processors achieve different MHz for the same TDP limit
- To compare performance, you must compare at the maximum MHz for a given TDP limit

For example, maximum MHz for the common 7W TDP envelope:

Intel Centrino	Transmeta Efficeon
7 Watt TDP	7 Watt TDP
900 MHz	1100 MHz

ICCA '04 5" Internal Conference Computer Architecture

12

10.

A New Processor for Power Efficient Computing

SHA1, RSA and AES are the basis for modern encryption suites, and are a good real-world benchmark of computationally intensive integer codes.



1

ICCA '04 5" Internal Conference Computer Architecture

A New Processor for Power Efficient Computing

